JPH0157439B2 - - Google Patents
Info
- Publication number
- JPH0157439B2 JPH0157439B2 JP4803983A JP4803983A JPH0157439B2 JP H0157439 B2 JPH0157439 B2 JP H0157439B2 JP 4803983 A JP4803983 A JP 4803983A JP 4803983 A JP4803983 A JP 4803983A JP H0157439 B2 JPH0157439 B2 JP H0157439B2
- Authority
- JP
- Japan
- Prior art keywords
- storage
- memory matrix
- voltage
- transistor
- source
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/50—Marginal testing, e.g. race, voltage or current testing
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
- G11C16/0433—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing a single floating gate transistor and one or more separate select transistors
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
- G06F2201/81—Threshold
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Read Only Memory (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP82102447.8 | 1982-03-24 | ||
EP82102447A EP0089397B1 (de) | 1982-03-24 | 1982-03-24 | Integrierte Speichermatrix mit nichtflüchtigen, umprogrammierbaren Speicherzellen |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5942695A JPS5942695A (ja) | 1984-03-09 |
JPH0157439B2 true JPH0157439B2 (en]) | 1989-12-05 |
Family
ID=8188946
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58048039A Granted JPS5942695A (ja) | 1982-03-24 | 1983-03-24 | 非揮発性で再プログラミング可能な蓄積セルを備えた集積メモリマトリツクス |
Country Status (4)
Country | Link |
---|---|
US (1) | US4524429A (en]) |
EP (1) | EP0089397B1 (en]) |
JP (1) | JPS5942695A (en]) |
DE (1) | DE3267750D1 (en]) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2018000608A (ja) * | 2016-07-04 | 2018-01-11 | 株式会社三共 | 遊技機 |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3587082T2 (de) * | 1984-04-02 | 1993-06-03 | Univ Leland Stanford Junior | Speichersystem fuer analoge daten. |
IT1221018B (it) * | 1985-03-28 | 1990-06-21 | Giulio Casagrande | Dispositivo per verificare celle di memoria in funzione del salto di soglia ottenibile in fase di scrittura |
EP0198935A1 (de) * | 1985-04-23 | 1986-10-29 | Deutsche ITT Industries GmbH | Elektrisch umprogrammierbarer Halbleiterspeicher mit Redundanz |
US4715014A (en) * | 1985-10-29 | 1987-12-22 | Texas Instruments Incorporated | Modified three transistor EEPROM cell |
JPS62177799A (ja) * | 1986-01-30 | 1987-08-04 | Toshiba Corp | 半導体記憶装置 |
US6226200B1 (en) * | 1999-11-17 | 2001-05-01 | Motorola Inc. | In-circuit memory array bit cell threshold voltage distribution measurement |
US7850378B1 (en) * | 2005-05-13 | 2010-12-14 | Apple Inc. | Webbed keyboard assembly |
US8320191B2 (en) | 2007-08-30 | 2012-11-27 | Infineon Technologies Ag | Memory cell arrangement, method for controlling a memory cell, memory array and electronic device |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4127901A (en) * | 1977-08-03 | 1978-11-28 | Sperry Rand Corporation | MNOS FET memory retention characterization test circuit |
US4181980A (en) * | 1978-05-15 | 1980-01-01 | Electronic Arrays, Inc. | Acquisition and storage of analog signals |
US4223394A (en) * | 1979-02-13 | 1980-09-16 | Intel Corporation | Sensing amplifier for floating gate memory devices |
JPS57141097A (en) * | 1981-02-25 | 1982-09-01 | Toshiba Corp | Storage circuit |
US4441168A (en) * | 1982-01-13 | 1984-04-03 | Sperry Corporation | Storage logic/array (SLA) circuit |
-
1982
- 1982-03-24 EP EP82102447A patent/EP0089397B1/de not_active Expired
- 1982-03-24 DE DE8282102447T patent/DE3267750D1/de not_active Expired
-
1983
- 1983-03-04 US US06/472,349 patent/US4524429A/en not_active Expired - Fee Related
- 1983-03-24 JP JP58048039A patent/JPS5942695A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2018000608A (ja) * | 2016-07-04 | 2018-01-11 | 株式会社三共 | 遊技機 |
Also Published As
Publication number | Publication date |
---|---|
DE3267750D1 (en) | 1986-01-16 |
JPS5942695A (ja) | 1984-03-09 |
EP0089397A1 (de) | 1983-09-28 |
US4524429A (en) | 1985-06-18 |
EP0089397B1 (de) | 1985-12-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69706873T2 (de) | Löschverfahren für mehrere-bits-pro-zelle flash -eeprom mit seitenmodus | |
JP3098012B2 (ja) | 多数回のプログラムサイクルに対して耐久性を有する不揮発性メモリデバイス | |
US7778080B2 (en) | Flash memory array system including a top gate memory cell | |
US5917753A (en) | Sensing circuitry for reading and verifying the contents of electrically programmable/erasable non-volatile memory cells | |
US5347490A (en) | Nonvolatile semiconductor memory device | |
US6999365B2 (en) | Semiconductor memory device and current mirror circuit | |
US5966330A (en) | Method and apparatus for measuring the threshold voltage of flash EEPROM memory cells being applied a variable control gate bias | |
US20100091567A1 (en) | Test Circuit and Method for Multilevel Cell Flash Memory | |
US20080239834A1 (en) | Sense amplifier for low voltage high speed sensing | |
JPS5894196A (ja) | メモリ装置 | |
US5198997A (en) | Ultraviolet erasable nonvolatile memory with current mirror circuit type sense amplifier | |
US6075738A (en) | Semiconductor memory device | |
GB2325546A (en) | Electrically programmable memory and method of programming | |
US6163481A (en) | Flash memory wordline tracking across whole chip | |
EP0825611B1 (en) | Multilevel non-volatile memory devices | |
JPH0157439B2 (en]) | ||
US7330374B2 (en) | Nonvolatile semiconductor memory device, such as an EEPROM or a flash memory, with reference cells | |
ITRM980544A1 (it) | Circuito di lettura per dispositivi di memoria flash con perfezionati margini di programmazione e procedimento di funzionamento | |
EP0443777A2 (en) | Write circuit for non-volatile memory device | |
JPS628877B2 (en]) | ||
US5978261A (en) | Non-volatile electronic memory and method for the management thereof | |
JPS6280899A (ja) | 半導体記憶装置 | |
JPH06163856A (ja) | 一括消去型不揮発性半導体記憶装置およびその試験方法 | |
JP3190082B2 (ja) | 半導体記憶装置 | |
Wee et al. | A zone-programmed EEPROM with real-time write monitoring for analog data storage |